"A Cost-Effective 1T-4MTJ Embedded MRAM Architecture with Voltage Offset ..."

Masanori Hayashikoshi et al. (2019)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.2018CDP0007

access: closed

type: Journal Article

metadata version: 2021-01-18

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/HayashikoshiTMT19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/HayashikoshiTMT19
Masanori Hayashikoshi, Hiroaki Tanizaki, Yasumitsu Murai, Takaharu Tsuji, Kiyoshi Kawabata, Koji Nii, Hideyuki Noda, Hiroyuki Kondo, Yoshio Matsuda, Hideto Hidaka:
A Cost-Effective 1T-4MTJ Embedded MRAM Architecture with Voltage Offset Self-Reference Sensing Scheme for IoT Applications. IEICE Trans. Electron. 102-C(4): 287-295 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.