"A novel delay optimization method for a critical path in VLSI design."

Xiaolong Ma et al. (2013)
a service of Schloss Dagstuhl - Leibniz Center for Informatics