"A signal degradation reduction method for memristor ratioed logic (MRL) gates."

Bosheng Liu et al. (2015)

Details and statistics

DOI: 10.1587/ELEX.12.20150062

access: open

type: Journal Article

metadata version: 2023-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics