Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Fault Tolerant Soft-Core Processor Architecture Based on Temporal Redundancy."

Paulo Ricardo Cechelero Villa et al. (2019)

> Home

Details and statistics

DOI: 10.1007/S10836-019-05778-Z

access: closed

type: Journal Article

metadata version: 2021-09-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/VillaTGVB19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/VillaTGVB19
Paulo Ricardo Cechelero Villa, Rodrigo Travessini, Roger C. Goerl, Fabian Luis Vargas, Eduardo Augusto Bezerra:
Fault Tolerant Soft-Core Processor Architecture Based on Temporal Redundancy. J. Electron. Test. 35(1): 9-27 (2019)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.