"Error Detection Enhancement in PowerPC Architecture-based Embedded Processors."

Mahdi Fazeli, Reza Farivar, Seyed Ghassem Miremadi (2008)

> Home

Details and statistics

DOI: 10.1007/S10836-007-5017-3

access: closed

type: Journal Article

metadata version: 2020-12-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/FazeliFM08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/FazeliFM08
Mahdi Fazeli, Reza Farivar, Seyed Ghassem Miremadi:
Error Detection Enhancement in PowerPC Architecture-based Embedded Processors. J. Electron. Test. 24(1-3): 21-33 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.