"Design Challenges in 3-D SoC Stacked With a 12.8 GB/s TSV Wide I/O DRAM."

Takao Nomura et al. (2016)

Details and statistics

DOI: 10.1109/JETCAS.2016.2547719

access: closed

type: Journal Article

metadata version: 2017-05-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics