"Power-Efficient Hardware Architecture of K-Means Clustering With ..."

Tse-Wei Chen et al. (2011)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2011.2165231

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/ChenSSCDIM11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/ChenSSCDIM11
Tse-Wei Chen, Chih-Hao Sun, Hsiao-Hang Su, Shao-Yi Chien, Daisuke Deguchi, Ichiro Ide, Hiroshi Murase:
Power-Efficient Hardware Architecture of K-Means Clustering With Bayesian-Information-Criterion Processor for Multimedia Processing Applications. IEEE J. Emerg. Sel. Topics Circuits Syst. 1(3): 357-368 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.