Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware ..."

Salim Ullah, Tuan Duy Anh Nguyen, Akash Kumar (2021)

> Home

Details and statistics

DOI: 10.1109/LES.2020.2995053

access: closed

type: Journal Article

metadata version: 2021-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esl/UllahNK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/UllahNK21
Salim Ullah, Tuan Duy Anh Nguyen, Akash Kumar:
Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators. IEEE Embed. Syst. Lett. 13(2): 41-44 (2021)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.