"High-Speed Energy-Efficient Fixed-Point Signed Multipliers for FPGA-Based ..."

Mitul Sudhirkumar Nagar et al. (2024)

> Home

Details and statistics

DOI: 10.1109/LES.2024.3364698

access: closed

type: Journal Article

metadata version: 2025-01-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esl/NagarMPE24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/NagarMPE24
Mitul Sudhirkumar Nagar, Aditya Mathuriya, Sohan H. Patel, Pinalkumar Engineer:
High-Speed Energy-Efficient Fixed-Point Signed Multipliers for FPGA-Based DSP Applications. IEEE Embed. Syst. Lett. 16(4): 417-420 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.