"Automatic Energy-Minimized HW/SW Partitioning for FPGA-Accelerated MPSoCs."

Gereon Führ et al. (2019)
a service of Schloss Dagstuhl - Leibniz Center for Informatics