"Architecture of a Reusable BIST Engine for Detection and Autocorrection of ..."

Bruce Querbach et al. (2016)

> Home

Details and statistics

DOI: 10.1109/MDAT.2015.2445053

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/QuerbachKPBCC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/QuerbachKPBCC16
Bruce Querbach, Rahul Khanna, Sudeep Puligundla, David Blankenbeckler, Joseph Crop, Patrick Yin Chiang:
Architecture of a Reusable BIST Engine for Detection and Autocorrection of Memory Failures and for IO Debug, Validation, Link Training, and Power Optimization on 14-nm SoC. IEEE Des. Test 33(1): 59-67 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.