"Synchronizing the IEEE 1149.1 Test Access Port for Chip-Level Testability."

Dilip K. Bhavsar (2000)

Details and statistics

DOI: 10.1109/54.844338

access: closed

type: Journal Article

metadata version: 2020-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics