Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"System-level design based on UML/MARTE for FPGA-based embedded real-time ..."

Marcela Leite, Marco Aurélio Wehrmeister (2016)

> Home

Details and statistics

DOI: 10.1007/S10617-016-9172-6

access: closed

type: Journal Article

metadata version: 2020-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dafes/LeiteW16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dafes/LeiteW16
Marcela Leite, Marco Aurélio Wehrmeister:
System-level design based on UML/MARTE for FPGA-based embedded real-time systems. Des. Autom. Embed. Syst. 20(2): 127-153 (2016)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.