"Efficient FPGA Implementation of a Digital Predistorter for Power ..."

Shahabuddin Rahmanian, Mohammad Hossein Bateni, Ehsan Yazdian (2020)

> Home

Details and statistics

DOI: 10.1007/S00034-020-01423-9

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/RahmanianBY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/RahmanianBY20
Shahabuddin Rahmanian, Mohammad Hossein Bateni, Ehsan Yazdian:
Efficient FPGA Implementation of a Digital Predistorter for Power Amplifier Linearization. Circuits Syst. Signal Process. 39(11): 5618-5637 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.