"Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy ..."

Yavar Safaei Mehrabani, Mohammad Eshghi (2015)

> Home

Details and statistics

DOI: 10.1007/S00034-015-9968-9

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/MehrabaniE15a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/MehrabaniE15a
Yavar Safaei Mehrabani, Mohammad Eshghi:
Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology. Circuits Syst. Signal Process. 34(3): 761 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.