"A Novel and Efficient Hardware Accelerator Architecture for Signal ..."

Gibin ChackoGeorge et al. (2020)

> Home

Details and statistics

DOI: 10.1007/S00034-019-01262-3

access: closed

type: Journal Article

metadata version: 2020-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/ChackoGeorgeMCP20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/ChackoGeorgeMCP20
Gibin ChackoGeorge, Abhishek Moitra, Sriyash Caculo, A. Amalin Prince, J. J. U. Buch, Surya K. Pathak:
A Novel and Efficient Hardware Accelerator Architecture for Signal Normalization. Circuits Syst. Signal Process. 39(5): 2425-2441 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.