"Enhancing ASIC Technology Mapping via Parallel Supergate Computing."

Ye Cai et al. (2024)

> Home

Details and statistics

DOI: 10.48550/ARXIV.2404.13614

access: open

type: Informal or Other Publication

metadata version: 2024-05-25

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2404-13614
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2404-13614
Ye Cai, Zonglin Yang, Liwei Ni, Biwei Xie, Xingquan Li:
Enhancing ASIC Technology Mapping via Parallel Supergate Computing. CoRR abs/2404.13614 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.