"CXL over Ethernet: A Novel FPGA-based Memory Disaggregation Design in Data ..."

Chenjiu Wang et al. (2023)

> Home

Details and statistics

DOI: 10.48550/ARXIV.2302.08055

access: open

type: Informal or Other Publication

metadata version: 2023-02-20

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2302-08055
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2302-08055
Chenjiu Wang, Ke He, Ruiqi Fan, Xiaonan Wang, Yang Kong, Wei Wang, Qinfen Hao:
CXL over Ethernet: A Novel FPGA-based Memory Disaggregation Design in Data Centers. CoRR abs/2302.08055 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.