"Benchmarking Large Language Models for Automated Verilog RTL Code Generation."

Shailja Thakur et al. (2022)

Details and statistics

DOI: 10.48550/ARXIV.2212.11140

access: open

type: Informal or Other Publication

metadata version: 2023-11-12

a service of  Schloss Dagstuhl - Leibniz Center for Informatics