"A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid ..."

> Home

Details and statistics

DOI: —

access: open

type: Withdrawn Item

metadata version: 2019-05-03

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/abs-1903-11264
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1903-11264
(Withdrawn) A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. CoRR abs/1903.11264 (2019)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.