"An efficient field programmable gate array based hardware architecture for ..."

Nandireddygari Ramya Teja, S. Arunmetha, Srinivas Bachu (2021)

> Home

Details and statistics

DOI: 10.1002/CPE.6459

access: closed

type: Journal Article

metadata version: 2021-12-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/concurrency/TejaAB21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/concurrency/TejaAB21
Nandireddygari Ramya Teja, S. Arunmetha, Srinivas Bachu:
An efficient field programmable gate array based hardware architecture for efficient motion estimation with parallel implemented genetic algorithm. Concurr. Comput. Pract. Exp. 33(24) (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.