"The monotonic increasing relationship between average powers of CMOS VLSI ..."

Zuying Luo et al. (2002)

> Home

Details and statistics

DOI: 10.1360/02YF9035

access: closed

type: Journal Article

metadata version: 2020-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/chinaf/LuoMY002
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/chinaf/LuoMY002
Zuying Luo, Yinghua Min, Shiyuan Yang, Xiaowei Li:
The monotonic increasing relationship between average powers of CMOS VLSI circuits with and without delay and its applications. Sci. China Ser. F Inf. Sci. 45(6): 401-415 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.