"Design and implementation of an FPGA-based parallel graphics renderer for ..."

Ulus Çevik (2004)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2002.10.001

access: closed

type: Journal Article

metadata version: 2020-02-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/Cevik04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/Cevik04
Ulus Çevik:
Design and implementation of an FPGA-based parallel graphics renderer for displaying CSG surfaces and volumes. Comput. Electr. Eng. 30(2): 97-117 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.