"Prelayout timing analysis of cell-based VLSI designs."

Habib Youssef, Eugene Shragowitz, Suphachai Sutanthavibul (1992)

> Home

Details and statistics

DOI: 10.1016/0010-4485(92)90063-G

access: closed

type: Journal Article

metadata version: 2020-02-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cad/YoussefSS92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cad/YoussefSS92
Habib Youssef, Eugene Shragowitz, Suphachai Sutanthavibul:
Prelayout timing analysis of cell-based VLSI designs. Comput. Aided Des. 24(7): 367-379 (1992)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.