"High-Level Synthesis through metaheuristics and LUTs optimization in FPGA ..."

Darian Reyes Fernández de Bulnes et al. (2017)

Details and statistics

DOI: 10.3233/AIC-170727

access: closed

type: Journal Article

metadata version: 2019-12-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics