"Formal Verification of Fault-Tolerant Hardware Designs."

Luis Entrena et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2023.3325616

access: open

type: Journal Article

metadata version: 2023-11-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/EntrenaSGPGLS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/EntrenaSGPGLS23
Luis Entrena, Antonio J. Sanchez-Clemente, Luis Ángel García-Astudillo, Marta Portela-García, Mario García-Valderas, Almudena Lindoso, Roberto Sarmiento:
Formal Verification of Fault-Tolerant Hardware Designs. IEEE Access 11: 116127-116140 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.