"Thin-Film Transistor Simulations With the Voltage-In-Current Latency ..."

Wei Chun Chin et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2021.3131730

access: open

type: Journal Article

metadata version: 2021-12-15

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/ChinPSAG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/ChinPSAG21
Wei Chun Chin, Andrei Pashkovich, José E. Schutt-Ainé, Nur Syazreen Ahmad, Patrick Goh:
Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion Method. IEEE Access 9: 159334-159348 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.