Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Detection of false paths in logical circuits by joint analysis of the ..."

Anzhela Yu. Matrosova, Sergey A. Ostanin, Virendra Singh (2013)

> Home

Details and statistics

DOI: 10.1134/S0005117913070084

access: closed

type: Journal Article

metadata version: 2020-07-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/aarc/MatrosovaOS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/aarc/MatrosovaOS13
Anzhela Yu. Matrosova, Sergey A. Ostanin, Virendra Singh:
Detection of false paths in logical circuits by joint analysis of the AND/OR trees and SSBDD-graphs. Autom. Remote. Control. 74(7): 1164-1177 (2013)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.