Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"An Efficient WCET-Aware Instruction Scheduling and Register Allocation ..."

Xuesong Su, Hui Wu, Jingling Xue (2017)

> Home

Details and statistics

DOI: 10.1145/3126524

access: closed

type: Journal Article

metadata version: 2020-12-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/SuWX17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/SuWX17
Xuesong Su, Hui Wu, Jingling Xue:
An Efficient WCET-Aware Instruction Scheduling and Register Allocation Approach for Clustered VLIW Processors. ACM Trans. Embed. Comput. Syst. 16(5s): 120:1-120:21 (2017)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.