"Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM ..."

Keni Qiu et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TC.2015.2479605

access: closed

type: Journal Article

metadata version: 2017-11-06

- view
  authority control:
- export record
  dblp key:
  - journals/tc/QiuLHZX16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/QiuLHZX16
Keni Qiu, Qing'an Li, Jingtong Hu, Weigong Zhang, Chun Jason Xue:
Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded Systems. IEEE Trans. Computers 65(7): 2313-2324 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.