"A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques."

Takuji Miki et al. (2015)
a service of Schloss Dagstuhl - Leibniz Center for Informatics