"FPGA Processor with GPS for Modelling Railway Traffic Flow."

Anastasios Tsiftsis, Georgios Ch. Sirakoulis, John N. Lygouras (2017)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2020-04-25

- view
  - electronic edition @ oldcitypublishing.com
- export record
  dblp key:
  - journals/jca/TsiftsisSL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jca/TsiftsisSL17
Anastasios Tsiftsis, Georgios Ch. Sirakoulis, John N. Lygouras:
FPGA Processor with GPS for Modelling Railway Traffic Flow. J. Cell. Autom. 12(5): 381-400 (2017)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.