"Regularity-constrained floorplanning for multi-core processors."

Xi Chen, Jiang Hu, Ning Xu (2014)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2013.05.002

access: closed

type: Journal Article

metadata version: 2022-08-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ChenHX14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ChenHX14
Xi Chen, Jiang Hu, Ning Xu:
Regularity-constrained floorplanning for multi-core processors. Integr. 47(1): 86-95 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.