"Delay caused by resistive opens in interconnecting lines."

Daniel Arumí, Rosa Rodríguez-Montañés, Joan Figueras (2009)

Details and statistics

DOI: 10.1016/J.VLSI.2008.11.001

access: closed

type: Journal Article

metadata version: 2020-02-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics