"Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process."

Shusuke Yoshimoto et al. (2012)

Details and statistics

DOI: 10.1587/TRANSFUN.E95.A.1359

access: closed

type: Journal Article

metadata version: 2024-03-11

a service of  Schloss Dagstuhl - Leibniz Center for Informatics