Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Design Methodology for Yield Enhancement of Switched-Capacitor Analog ..."

Pei-Wen Luo, Jwu-E Chen, Chin-Long Wey (2011)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E94.A.352

access: closed

type: Journal Article

metadata version: 2021-02-03

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/LuoCW11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LuoCW11
Pei-Wen Luo, Jwu-E Chen, Chin-Long Wey:
Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 94-A(1): 352-361 (2011)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.