"Design Techniques of Delay-Locked Loop for Jitter Minimization in DRAM ..."

In-Young Chung et al. (2005)

Details and statistics

DOI: 10.1093/IETELE/E88-C.4.753

access: closed

type: Journal Article

metadata version: 2020-04-11

a service of  Schloss Dagstuhl - Leibniz Center for Informatics