"An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology."

Qingyu Chen et al. (2016)

Details and statistics

DOI: 10.1007/S10836-016-5586-0

access: closed

type: Journal Article

metadata version: 2022-10-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics