"Fault tolerant nanoarray circuits: Automatic design and verification."

Pasquale Ranone et al. (2014)

Details and statistics

DOI: 10.1109/VTS.2014.6818761

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics