"An Inverter-Based Analog Front End for a 56 GB/S PAM4 Wireline Transceiver ..."

Kevin Zheng et al. (2018)
a service of Schloss Dagstuhl - Leibniz Center for Informatics