"A 387.6fs Integrated Jitter and -80dBc Reference Spurs Ring based PLL with ..."

Chen-Ting Ko et al. (2019)
a service of Schloss Dagstuhl - Leibniz Center for Informatics