"A 1.25MS/S Two-Step Incremental ADC with 100DB DR and 110DB SFDR."

Takato Katayama et al. (2018)
a service of Schloss Dagstuhl - Leibniz Center for Informatics