"Versatile Ring-Based Architecture and Synthesis Flow for General-Purpose ..."

Juinn-Dar Huang, Chia-Hung Liu, Wei-Hao Yang (2018)

Details and statistics

DOI: 10.1109/VLSI-SOC.2018.8644984

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

a service of  Schloss Dagstuhl - Leibniz Center for Informatics