"Reducing FIFO buffer power using architectural alternatives at RTL."

Ashish Sharma et al. (2016)

Details and statistics

DOI: 10.1109/ISVDAT.2016.8064897

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics