"Modeling shared cache and bus in multi-cores for timing analysis."

Sudipta Chattopadhyay, Abhik Roychoudhury, Tulika Mitra (2010)

Details and statistics

DOI: 10.1145/1811212.1811220

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics