"An Architectural Framework for Accelerating Dynamic Parallel Algorithms on ..."

Tao Chen et al. (2018)

> Home

Details and statistics

DOI: 10.1109/MICRO.2018.00014

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-02

- view
  authority control:
- export record
  dblp key:
  - conf/micro/ChenSBS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/ChenSBS18
Tao Chen, Shreesha Srinath, Christopher Batten, G. Edward Suh:
An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware. MICRO 2018: 55-67

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.