"Minimization of Circuit Delay and Power through Gate Sizing and Threshold ..."

Shuzhe Zhou et al. (2011)

Details and statistics

DOI: 10.1109/ISVLSI.2011.29

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics