Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Logic Synthesis for Hybrid CMOS-ReRAM Sequential Circuits."

Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler (2019)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2019.00084

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/FrohlichSD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/FrohlichSD19
Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler:
Logic Synthesis for Hybrid CMOS-ReRAM Sequential Circuits. ISVLSI 2019: 431-436

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.