"A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control ..."

Dong-Uk Lee et al. (2006)

Details and statistics

DOI: 10.1109/ISSCC.2006.1696091

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics