"VHDL-based behavioural description of pipeline ADCs."

Eduardo J. Peralías et al. (2000)

Details and statistics

DOI: 10.1109/ISCAS.2000.858843

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics